Testing 3D chips containing through-silicon vias
dc.contributor.author | Marinissen, Erik Jan | |
dc.contributor.author | Zorian, Yervant | |
dc.date.accessioned | 2021-10-18T00:38:40Z | |
dc.date.available | 2021-10-18T00:38:40Z | |
dc.date.issued | 2009 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/15833 | |
dc.source | IIOimport | |
dc.title | Testing 3D chips containing through-silicon vias | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Marinissen, Erik Jan | |
dc.contributor.orcidimec | Marinissen, Erik Jan::0000-0002-5058-8303 | |
dc.source.peerreview | yes | |
dc.source.conference | IEEE International Test Conference - ITC | |
dc.source.conferencedate | 1/11/2009 | |
dc.source.conferencelocation | Austin, TX USA | |
imec.availability | Published - imec |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |