Show simple item record

Circuit-level modeling of Finfet sub-threshold slope and DIBL mismatch beyond 22nm

dc.contributor.authorRoyer Del Barrio, Pablo
dc.contributor.authorZuber, Paul
dc.contributor.authorCheng, Binjie
dc.contributor.authorAsenov, Asen
dc.contributor.authorLopez-Vallejo, M.
dc.date.accessioned2021-10-21T11:35:18Z
dc.date.available2021-10-21T11:35:18Z
dc.date.issued2013
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/23020
dc.sourceIIOimport
dc.titleCircuit-level modeling of Finfet sub-threshold slope and DIBL mismatch beyond 22nm
dc.typeProceedings paper
dc.contributor.imecauthorZuber, Paul
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage204
dc.source.endpage207
dc.source.conferenceInternational Conference on Simulation of Semiconductor Processes and Devices - SISPAD
dc.source.conferencedate3/09/2013
dc.source.conferencelocationGlasgow UK
imec.availabilityPublished - open access


Files in this item

Thumbnail
Name:
25833.pdf
Size:
581.1Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record