Influence of the S/D architecture on the VT of deep submicron MOSFETs
dc.contributor.author | Biesemans, Serge | |
dc.contributor.author | De Meyer, Kristin | |
dc.date.accessioned | 2021-09-30T11:28:25Z | |
dc.date.available | 2021-09-30T11:28:25Z | |
dc.date.issued | 1998 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/2398 | |
dc.source | IIOimport | |
dc.title | Influence of the S/D architecture on the VT of deep submicron MOSFETs | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Biesemans, Serge | |
dc.contributor.imecauthor | De Meyer, Kristin | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 308 | |
dc.source.endpage | 311 | |
dc.source.conference | Simulation of Semiconductor Processes and Devices 1998 - SISPAD 98 | |
dc.source.conferencedate | 2/09/1998 | |
dc.source.conferencelocation | Leuven Belgium | |
imec.availability | Published - open access |