Show simple item record

dc.contributor.authorAgarwal Kumar, Tarun
dc.contributor.authorYakimets, Dmitry
dc.contributor.authorRaghavan, Praveen
dc.contributor.authorRadu, Iuliana
dc.contributor.authorThean, Aaron
dc.contributor.authorHeyns, Marc
dc.contributor.authorDehaene, Wim
dc.date.accessioned2021-10-22T18:29:54Z
dc.date.available2021-10-22T18:29:54Z
dc.date.issued2015
dc.identifier.issn0018-9383
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/24918
dc.sourceIIOimport
dc.titleBenchmarking of MoS2 FETs with multigate Si-FET options for 5 nm and beyond
dc.typeJournal article
dc.contributor.imecauthorYakimets, Dmitry
dc.contributor.imecauthorRadu, Iuliana
dc.contributor.imecauthorThean, Aaron
dc.contributor.imecauthorHeyns, Marc
dc.contributor.imecauthorDehaene, Wim
dc.contributor.orcidimecRadu, Iuliana::0000-0002-7230-7218
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage4051
dc.source.endpage4156
dc.source.journalIEEE Transactions on Electron Devices
dc.source.issue12
dc.source.volume62
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7312439
imec.availabilityPublished - open access


Files in this item

Thumbnail

This item appears in the following collection(s)

Show simple item record