Show simple item record

Technology/circuit co-optimization and benchmarking for graphene interconnects at sub-10nm technology node

dc.contributor.authorPan, Chenyun
dc.contributor.authorRaghavan, Praveen
dc.contributor.authorTokei, Zsolt
dc.contributor.authorCatthoor, Francky
dc.contributor.authorNaemi, Azad
dc.date.accessioned2021-10-22T21:37:52Z
dc.date.available2021-10-22T21:37:52Z
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/25730
dc.sourceIIOimport
dc.titleTechnology/circuit co-optimization and benchmarking for graphene interconnects at sub-10nm technology node
dc.typeProceedings paper
dc.contributor.imecauthorTokei, Zsolt
dc.contributor.imecauthorCatthoor, Francky
dc.contributor.orcidimecCatthoor, Francky::0000-0002-3599-8515
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage599
dc.source.endpage603
dc.source.conference16th International Symposium on Quality Electronic Design - ISQED
dc.source.conferencedate2/03/2015
dc.source.conferencelocationSanta Clara, CA USA
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7085495
imec.availabilityPublished - open access


Files in this item

Thumbnail
Name:
31131.pdf
Size:
828.0Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record