Show simple item record

Sub-threshold SRAM design in 14 Nm FinFET technology with improved access time and leakage power

dc.contributor.authorZenali, Behzad
dc.contributor.authorMadsen, JK
dc.contributor.authorRaghavan, Praveen
dc.contributor.authorMoradi, Farshad
dc.date.accessioned2021-10-23T01:29:20Z
dc.date.available2021-10-23T01:29:20Z
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/26231
dc.sourceIIOimport
dc.titleSub-threshold SRAM design in 14 Nm FinFET technology with improved access time and leakage power
dc.typeProceedings paper
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage74
dc.source.endpage79
dc.source.conferenceIEEE Computer Society Annual Symposium on VLSI - ISVLSI
dc.source.conferencedate1/05/2015
dc.source.conferencelocationMontpellier France
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7309541
imec.availabilityPublished - imec


Files in this item

Thumbnail
Name:
33359.pdf
Size:
293.8Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record