A methodology for efficient estimation of switching activity in sequential logic circuits
dc.contributor.author | Monteiro, J. | |
dc.contributor.author | Devadas, S. | |
dc.contributor.author | Lin, Bill | |
dc.date.accessioned | 2021-09-29T12:44:11Z | |
dc.date.available | 2021-09-29T12:44:11Z | |
dc.date.issued | 1994 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/265 | |
dc.source | IIOimport | |
dc.title | A methodology for efficient estimation of switching activity in sequential logic circuits | |
dc.type | Proceedings paper | |
dc.source.peerreview | no | |
dc.source.beginpage | 12 | |
dc.source.endpage | 17 | |
dc.source.conference | 31st Design Automation Conference. 31st DAC Proceedings; June 6-10 1994; San Diego, Calif., USA. | |
imec.availability | Published - imec |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |