dc.contributor.author | Garcia Bardon, Marie | |
dc.contributor.author | Sherazi, Yasser | |
dc.contributor.author | Jang, Doyoung | |
dc.contributor.author | Yakimets, Dmitry | |
dc.contributor.author | Schuddinck, Pieter | |
dc.contributor.author | Baert, Rogier | |
dc.contributor.author | Mertens, Hans | |
dc.contributor.author | Mattii, Luca | |
dc.contributor.author | Parvais, Bertrand | |
dc.contributor.author | Mocuta, Anda | |
dc.contributor.author | Verkest, Diederik | |
dc.date.accessioned | 2021-10-25T18:52:54Z | |
dc.date.available | 2021-10-25T18:52:54Z | |
dc.date.issued | 2018 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/30745 | |
dc.source | IIOimport | |
dc.title | Power-performance trade-offs for lateral nanosheets on ultra-scaled standard cells | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Garcia Bardon, Marie | |
dc.contributor.imecauthor | Sherazi, Yasser | |
dc.contributor.imecauthor | Jang, Doyoung | |
dc.contributor.imecauthor | Yakimets, Dmitry | |
dc.contributor.imecauthor | Schuddinck, Pieter | |
dc.contributor.imecauthor | Baert, Rogier | |
dc.contributor.imecauthor | Mertens, Hans | |
dc.contributor.imecauthor | Parvais, Bertrand | |
dc.contributor.imecauthor | Verkest, Diederik | |
dc.contributor.orcidimec | Parvais, Bertrand::0000-0003-0769-7069 | |
dc.contributor.orcidimec | Verkest, Diederik::0000-0001-6567-2746 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 143 | |
dc.source.endpage | 144 | |
dc.source.conference | IEEE Symposium on VLSI Technology | |
dc.source.conferencedate | 18/06/2018 | |
dc.source.conferencelocation | Honolulu, HI USA | |
dc.identifier.url | https://ieeexplore.ieee.org/document/8510633 | |
imec.availability | Published - imec | |