Show simple item record

Gate-all-around transistors based on vertically stacked Si nanowires: recent progress in CMOS integration and in advanced inline metrology

dc.contributor.authorMertens, Hans
dc.contributor.authorRitzenthaler, Romain
dc.contributor.authorMocuta, Dan
dc.contributor.authorHoriguchi, Naoto
dc.date.accessioned2021-10-25T23:24:50Z
dc.date.available2021-10-25T23:24:50Z
dc.date.issued2018
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/31337
dc.sourceIIOimport
dc.titleGate-all-around transistors based on vertically stacked Si nanowires: recent progress in CMOS integration and in advanced inline metrology
dc.typeProceedings paper
dc.contributor.imecauthorMertens, Hans
dc.contributor.imecauthorRitzenthaler, Romain
dc.contributor.imecauthorHoriguchi, Naoto
dc.contributor.orcidimecRitzenthaler, Romain::0000-0002-8615-3272
dc.contributor.orcidimecHoriguchi, Naoto::0000-0001-5490-0416
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage155
dc.source.endpage156
dc.source.conference50th International Conference on Solid State Devices and Materials - SSDM
dc.source.conferencedate9/09/2018
dc.source.conferencelocationTokyo Japan
imec.availabilityPublished - open access


Files in this item

Thumbnail
Name:
39241.pdf
Size:
1.716Mb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record