Show simple item record

Design of a fully balanced ASIC coprocessor implementing complete addition formulas on Weierstrass

dc.contributor.authorPirotte, Niels
dc.contributor.authorVliegen, Jo
dc.contributor.authorBatina, Lej
dc.contributor.authorMentens, Nele
dc.date.accessioned2021-10-26T01:15:53Z
dc.date.available2021-10-26T01:15:53Z
dc.date.issued2018
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/31534
dc.sourceIIOimport
dc.titleDesign of a fully balanced ASIC coprocessor implementing complete addition formulas on Weierstrass
dc.typeProceedings paper
dc.contributor.imecauthorMentens, Nele
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage1
dc.source.endpage8
dc.source.conference2018 21st Euromicro Conference on Digital System Design (DSD)
dc.source.conferencedate29/08/2018
dc.source.conferencelocationPrague Czech Republic
dc.identifier.urlhttps://ieeexplore.ieee.org/document/8491866
imec.availabilityPublished - open access


Files in this item

Thumbnail
Name:
42683.pdf
Size:
535.7Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record