dc.contributor.author | Xiang, Yang | |
dc.contributor.author | Yakimets, Dmitry | |
dc.contributor.author | Sant, Saurabh | |
dc.contributor.author | Memisevic, Elvedin | |
dc.contributor.author | Garcia Bardon, Marie | |
dc.contributor.author | Verhulst, Anne | |
dc.contributor.author | Parvais, Bertrand | |
dc.contributor.author | Schenk, Andreas | |
dc.contributor.author | Wernersson, Lars-Erik | |
dc.contributor.author | Groeseneken, Guido | |
dc.date.accessioned | 2021-10-26T09:47:55Z | |
dc.date.available | 2021-10-26T09:47:55Z | |
dc.date.issued | 2018-10 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/32298 | |
dc.source | IIOimport | |
dc.title | Trap-aware compact modeling and power-performance assessment of III-V tunnel FET | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Xiang, Yang | |
dc.contributor.imecauthor | Yakimets, Dmitry | |
dc.contributor.imecauthor | Garcia Bardon, Marie | |
dc.contributor.imecauthor | Verhulst, Anne | |
dc.contributor.imecauthor | Parvais, Bertrand | |
dc.contributor.imecauthor | Groeseneken, Guido | |
dc.contributor.orcidimec | Xiang, Yang::0000-0003-0091-6935 | |
dc.contributor.orcidimec | Verhulst, Anne::0000-0002-3742-9017 | |
dc.contributor.orcidimec | Parvais, Bertrand::0000-0003-0769-7069 | |
dc.contributor.orcidimec | Groeseneken, Guido::0000-0003-3763-2098 | |
dc.source.peerreview | yes | |
dc.source.conference | 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) | |
dc.source.conferencedate | 15/10/2018 | |
dc.source.conferencelocation | Burlingame, CA The United States of America | |
dc.identifier.url | https://ieeexplore.ieee.org/document/8640183 | |
imec.availability | Published - imec | |