Show simple item record

Integrating system-level low power methodologies into a real-life design flow

dc.contributor.authorBormans, Jan
dc.contributor.authorDenolf, Kristof
dc.contributor.authorWuytack, Sven
dc.contributor.authorNachtergaele, Lode
dc.contributor.authorBolsens, Ivo
dc.date.accessioned2021-10-06T10:44:19Z
dc.date.available2021-10-06T10:44:19Z
dc.date.issued1999
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/3255
dc.sourceIIOimport
dc.titleIntegrating system-level low power methodologies into a real-life design flow
dc.typeProceedings paper
dc.date.embargo9999-12-31
dc.source.peerreviewno
dc.source.beginpage19
dc.source.endpage28
dc.source.conferenceProceedings IEEE Workshop on Power and Timing Modeling, Optimization and Simulation - PATMOS
dc.source.conferencedate6/10/1999
dc.source.conferencelocationKos Greece
imec.availabilityPublished - open access


Files in this item

Thumbnail
Name:
3216.pdf
Size:
54.26Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record