Publication:
Process, circuit and system co-optimization of wafer level co-integrated FinFET with vertical nanosheet selector for STT-MRAM applications
Date
Loading...
Files
Journal
Abstract
Description
Metrics
Views
1932 since deposited on 2021-10-27
1last month
1last week
Acq. date: 2026-01-09
Citations
Metrics
Views
1932 since deposited on 2021-10-27
1last month
1last week
Acq. date: 2026-01-09
Citations