Verification of finite-state-machine refinements using a symbolic technology
dc.contributor.author | Hendricx, Stefan | |
dc.contributor.author | Claesen, Luc | |
dc.date.accessioned | 2021-10-06T11:18:42Z | |
dc.date.available | 2021-10-06T11:18:42Z | |
dc.date.issued | 1999 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/3499 | |
dc.source | IIOimport | |
dc.title | Verification of finite-state-machine refinements using a symbolic technology | |
dc.type | Proceedings paper | |
dc.source.peerreview | no | |
dc.source.beginpage | 326 | |
dc.source.endpage | 329 | |
dc.source.conference | Correct Hardware Design and Verification Methods. Proceedings10th IFIP WG10.5 Advanced Research Working Conference, CHARME'99. | |
imec.availability | Published - imec |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |