Show simple item record

Threshold voltage design incompatibility between partially-depleted SOI and bulk CMOS transistors

dc.contributor.authorvan Meer, Hans
dc.contributor.authorLyu, Jeong-ho
dc.contributor.authorKubicek, Stefan
dc.contributor.authorGeenen, Luc
dc.contributor.authorDe Meyer, Kristin
dc.date.accessioned2021-10-14T11:48:29Z
dc.date.available2021-10-14T11:48:29Z
dc.date.issued1999
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/3939
dc.sourceIIOimport
dc.titleThreshold voltage design incompatibility between partially-depleted SOI and bulk CMOS transistors
dc.typeProceedings paper
dc.contributor.imecauthorKubicek, Stefan
dc.contributor.imecauthorDe Meyer, Kristin
dc.source.peerreviewno
dc.source.beginpage32
dc.source.endpage33
dc.source.conferenceProceedings of the IEEE SOI Conference; October 1999; Rohnert Parc, Ca, USA.
dc.source.conferencelocation
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record