Elevated source/drain by sacrificial selective epitaxy for high performance deep submicron CMOS: process window versus complexity