Notice
This item has not yet been validated by imec staff.
Notice
This is not the latest version of this item. The latest version can be found at: https://imec-publications.be/handle/20.500.12860/40920.2
A combined modelling approach to design test structures to study thermomigration in Cu interconnects
dc.contributor.author | Ding, Y. | |
dc.contributor.author | Lofrano, M. | |
dc.contributor.author | Pedreira, O. Varela | |
dc.contributor.author | Zahedmanesh, H. | |
dc.contributor.author | Croes, K. | |
dc.contributor.author | De Wolf, I. | |
dc.date.accessioned | 2022-12-30T03:10:10Z | |
dc.date.available | 2022-12-30T03:10:10Z | |
dc.date.issued | 2022-NOV | |
dc.identifier.issn | 0026-2714 | |
dc.identifier.other | WOS:000896862600013 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/40920 | |
dc.source | WOS | |
dc.title | A combined modelling approach to design test structures to study thermomigration in Cu interconnects | |
dc.type | Journal article | |
dc.contributor.imecauthor | Ding, Y. | |
dc.contributor.imecauthor | Lofrano, M. | |
dc.contributor.imecauthor | Pedreira, O. Varela | |
dc.contributor.imecauthor | Zahedmanesh, H. | |
dc.contributor.imecauthor | Croes, K. | |
dc.contributor.imecauthor | De Wolf, I. | |
dc.identifier.doi | 10.1016/j.microrel.2022.114632 | |
dc.source.numberofpages | 9 | |
dc.source.peerreview | yes | |
dc.source.journal | MICROELECTRONICS RELIABILITY | |
dc.source.volume | 138 | |
imec.availability | Under review |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |