Conference
Algorithms and Parallel VLSI Architectures III. Proceedings of the International Workshop
Title
A memory-efficient, programmable multi-processor architecture for real-time motion estimation type algorithms
Publication type
Proceedings paper
Embargo date
9999-12-31
