In-line electrical metrology for high-k gate dielectrics deposited by atomic layer chemical vapour deposition
dc.contributor.author | De Witte, Hilde | |
dc.contributor.author | Maes, Jan | |
dc.contributor.author | Passefort, S. | |
dc.contributor.author | Besling, W. | |
dc.contributor.author | Eason, K. | |
dc.contributor.author | Young, E. | |
dc.contributor.author | Rittersma, Chris | |
dc.contributor.author | Heyns, Marc | |
dc.date.accessioned | 2021-10-14T21:25:31Z | |
dc.date.available | 2021-10-14T21:25:31Z | |
dc.date.issued | 2002-09 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/6227 | |
dc.source | IIOimport | |
dc.title | In-line electrical metrology for high-k gate dielectrics deposited by atomic layer chemical vapour deposition | |
dc.type | Journal article | |
dc.contributor.imecauthor | Maes, Jan | |
dc.contributor.imecauthor | Heyns, Marc | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 111 | |
dc.source.endpage | 115 | |
dc.source.journal | Semiconductor Fabtech | |
dc.source.issue | 17 | |
imec.availability | Published - open access |