Show simple item record

ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable Matrix

dc.contributor.authorMei, Bingfeng
dc.contributor.authorVernalde, Serge
dc.contributor.authorVerkest, Diederik
dc.contributor.authorDe Man, Hugo
dc.contributor.authorLauwereins, Rudy
dc.date.accessioned2021-10-15T05:41:11Z
dc.date.available2021-10-15T05:41:11Z
dc.date.issued2003
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/7886
dc.sourceIIOimport
dc.titleADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable Matrix
dc.typeProceedings paper
dc.contributor.imecauthorVernalde, Serge
dc.contributor.imecauthorVerkest, Diederik
dc.contributor.imecauthorDe Man, Hugo
dc.contributor.imecauthorLauwereins, Rudy
dc.contributor.orcidimecVerkest, Diederik::0000-0001-6567-2746
dc.contributor.orcidimecLauwereins, Rudy::0000-0002-3861-0168
dc.date.embargo9999-12-31
dc.source.peerreviewyes
dc.source.beginpage61
dc.source.endpage70
dc.source.conference13th International Conference on Field-Programmable Logic and Applications
dc.source.conferencedate1/09/2003
dc.source.conferencelocationLisboa Portugal
imec.availabilityPublished - open access
imec.internalnotesLecture Notes in Computer Science; Vol.2778


Files in this item

Thumbnail
Name:
7272.pdf
Size:
1.118Mb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record