Browsing by Author "Lopez-Vallejo, M."
Now showing 1 - 1 of 1
- Results Per Page
- Sort Options
Publication Circuit-level modeling of Finfet sub-threshold slope and DIBL mismatch beyond 22nm
Proceedings paper2013, International Conference on Simulation of Semiconductor Processes and Devices - SISPAD, 3/09/2013, p.204-207