Browsing by Author "Mathur, R."
Now showing 1 - 2 of 2
- Results Per Page
- Sort Options
Publication Buried Bitline for sub-5nm SRAM Design
;Mathur, R. ;Bhargava, M. ;Annamalai, S. ;Chong, Y. K. ;Sinha, S. ;Cline, B.Kulkarni, J. P.Proceedings paper2020, IEEE International Electron Devices Meeting (IEDM), DEC 12-18, 2020Publication Buried Interconnects for Sub-5 nm SRAM Design
Journal article2022, IEEE TRANSACTIONS ON ELECTRON DEVICES, (69) 3, p.1041-1047