Browsing by Author "Pasko, Robert"
- Results per page
- Sort Options
Publication A new algorithm for elimination of common subexpressions
Journal article1999, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, (18) 1, p.58-68Publication Building heterogeneous platform simulators in C++ for fun and profit
;Pasko, RobertProceedings paper2005-09, Proceedings Forum on Specification and Design Languages - FDL, 27/09/2005, p.257-268Publication Design of a secure, intelligent, and reconfigurable web cam using a C based system design flow
Proceedings paper2001, Conference Record of the 35th Asilomar Conference on Signals, Systems and Computers, 4/11/2001, p.463-467Publication Design of Cam-E-leon: a run-time reconfigurable web camera
Proceedings paper2002, Embedded Processor Design Challenges - Systems, Architectures, Modeling and Simulation - SAMOS, 25/07/2002, p.274-290Publication Efficient implementation of multiple shape FIR filters
Proceedings paper1998, 5th Electronic Devices and Systems Conference, 11/06/1998, p.197-200Publication Efficient implementation of pipelined 2D-DCT processor using single 1D-FFT block
Proceedings paper2001, 3rd Electronic Circuits and Systems Conference; September 2001; Bratislava, Slovakia., p.41-44Publication Functional verification of an embedded network component by co-simulation with a real network
Proceedings paper2000, Proceedings IEEE International High-Level Design Validation and Test Workshop; November 2000; Berkeley, CA, USA., p.64-67Publication High-level data-access analysis for characterisation of (sub)task-level parallelism in Java
Proceedings paper2004, Proceedings 9th International Workshop on High-Level Parallel Programming Models and Supportive Environments - HIPS, 26/04/2004, p.31-40Publication High-level simulation and prototyping of software components using SystemC
Proceedings paper2003-09, High-Level Simulation and Prototyping of Software Components Using SystemC, 11/09/2003, p.27-30Publication High-performance flexible all-digital quadrature up and down converter chip
Proceedings paper2000, IEEE Custom Integrated Circuits Conference, 21/05/2000, p.43-46Publication High-performance flexible all-digital quadrature up and down converter chip
Journal article2001, IEEE Journal of Solid-State Circuits, (36) 3, p.408-416Publication Optimization method for broadband modem FIR filter design using common subexpression elimination
Proceedings paper1997, Proceedings 10th International Symposium on System Synthesis - ISSS, 17/09/1997, p.100-106Publication Performance analysis for identification of (sub)task-level parallelism in Java
Proceedings paper2003-09, Software and Compilers for Embedded Systems: 7th International Workshop, SCOPES 2003, 24/09/2003, p.313-328Publication Platform design approach for re-configurable network appliances
Proceedings paper2001, Proceedings IEEE 2001 Integrated Circuits Conference;, 6/05/2001, p.79-82Publication Techniques to evolve a C++ based system design language
Proceedings paper2002, DATE 02. Design Automation and Test in Europe Conference and Exhibition. Proceedings, 4/03/2002, p.302-309