Browsing by author "Marco, S."
Now showing items 1-6 of 6
-
Residual thermo-mechanical stresses in thinned-chip assemblies
Leseduarte, S.; Marco, S.; Beyne, Eric; Van Hoof, Rita; Marty, A.; Pinel, S.; Vendier, O.; Coello-Vera, A. (1999) -
Residual thermomechanical stresses in thinned-chip assemblies
Leseduarte, S.; Marco, S.; Beyne, Eric; Van Hoof, Rita; Marty, A.; Pinel, S.; Vendier, O.; Coello-Vera, A. (2000) -
Thermal management in a new ultra-thin chip stack technology
Pinel, S.; Tasselli, J.; Bailbe, J. P.; Marty, A.; Marco, S.; Morante, J. R.; Beyne, Eric; Van Hoof, Rita; Vendier, O.; Huan, M. (2001) -
Thermal modeling and management in ultrathin chip stack technology
Pinel, S.; Marty, A.; Tasselli, J.; Bailbe, J. P.; Beyne, Eric; Van Hoof, Rita; Marco, S.; Morante, J. R.; Vendier, O.; Huan, M. (2002) -
Ultra thin chip vertical integration technique
Pinel, S.; Tasselli, J.; Lepinois, F.; Marty, A.; Bailbe, J. P.; Beyne, Eric; Van Hoof, Rita; Marco, S.; Morante, J. R. (2001) -
Ultra thin electronics for space applications
Vendier, O.; Huan, M.; Drevofi, C.; Cazaux, J. L.; Beyne, Eric; Van Hoof, Rita; Marty, A.; Pinel, S.; Tasselli, J.; Marco, S.; Morante, J. R. (2001)