Publication:
Maximizing the throughput of threshold-protected AES-GCM implementations on FPGA
Date
| dc.contributor.author | Vliegen, Jo | |
| dc.contributor.author | Reparaz, Oscar | |
| dc.contributor.author | Mentens, Nele | |
| dc.contributor.imecauthor | Mentens, Nele | |
| dc.date.accessioned | 2021-10-24T18:17:23Z | |
| dc.date.available | 2021-10-24T18:17:23Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2017 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/29878 | |
| dc.identifier.url | https://ieeexplore.ieee.org/document/8031559 | |
| dc.source.conference | IEEE 2nd International Verification and Security Workshop - IVSW | |
| dc.source.conferencedate | 3/07/2017 | |
| dc.source.conferencelocation | Thessaloniki Greece | |
| dc.title | Maximizing the throughput of threshold-protected AES-GCM implementations on FPGA | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |