Publication:

A power-efficient architecture for on-chip reservoir computing

Date

2019
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorSackesyn, Stijn
dc.contributor.authorMa, Chonghuai
dc.contributor.authorKatumba, Andrew
dc.contributor.authorDambre, Joni
dc.contributor.authorBienstman, Peter
dc.contributor.imecauthorSackesyn, Stijn
dc.contributor.imecauthorMa, Chonghuai
dc.contributor.imecauthorDambre, Joni
dc.contributor.imecauthorBienstman, Peter
dc.contributor.orcidimecBienstman, Peter::0000-0001-6259-464X
dc.date.accessioned2021-10-27T17:24:11Z
dc.date.available2021-10-27T17:24:11Z
dc.date.embargo9999-12-31
dc.date.issued2019
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/33921
dc.identifier.urlhttps://doi.org/10.1007/978-3-030-30493-5_16
dc.source.beginpage161
dc.source.conferenceArtificial Neural Networks and Machine Learning - ICANN 2019
dc.source.conferencedate17/09/2019
dc.source.conferencelocationMunich Germany
dc.source.endpage164
dc.title

A power-efficient architecture for on-chip reservoir computing

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
44822.pdf
Size:
1.79 MB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions