EOT-scaling by interface layer scavenging and HfO2 $j-value increase in high-k/metal gate CMOS devices: trade-offs and perspectives