Publication:

Enabling CMOS scaling towards 3nm and beyond

Date

2018
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorMocuta, Anda
dc.contributor.authorWeckx, Pieter
dc.contributor.authorDemuynck, Steven
dc.contributor.authorRadisic, Alex
dc.contributor.authorOniki, Yusuke
dc.contributor.authorRyckaert, Julien
dc.contributor.imecauthorWeckx, Pieter
dc.contributor.imecauthorDemuynck, Steven
dc.contributor.imecauthorRadisic, Alex
dc.contributor.imecauthorOniki, Yusuke
dc.contributor.imecauthorRyckaert, Julien
dc.contributor.orcidimecOniki, Yusuke::0000-0002-6619-1327
dc.date.accessioned2021-10-25T23:34:17Z
dc.date.available2021-10-25T23:34:17Z
dc.date.embargo9999-12-31
dc.date.issued2018
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/31354
dc.identifier.urlhttps://ieeexplore.ieee.org/document/8510683
dc.source.beginpage147
dc.source.conferenceIEEE Symposium on VLSI Technology
dc.source.conferencedate19/06/2018
dc.source.conferencelocationHonolulu, HI USA
dc.source.endpage148
dc.title

Enabling CMOS scaling towards 3nm and beyond

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
39515.pdf
Size:
537.24 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions