Publication:
Use of SSTA tools for evaluating BTI impact on combinational circuits
Date
| cris.virtual.department | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| cris.virtual.department | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| cris.virtual.orcid | 0000-0003-3763-2098 | |
| cris.virtual.orcid | 0000-0002-1484-4007 | |
| cris.virtualsource.department | 2fcc3f32-b96b-4ece-a34c-e0dd87c237c9 | |
| cris.virtualsource.department | 812f2909-a81b-4593-9b32-75331cffa35c | |
| cris.virtualsource.orcid | 2fcc3f32-b96b-4ece-a34c-e0dd87c237c9 | |
| cris.virtualsource.orcid | 812f2909-a81b-4593-9b32-75331cffa35c | |
| dc.contributor.author | Camargo, V. V. A. | |
| dc.contributor.author | Kaczer, Ben | |
| dc.contributor.author | Wirth, G. | |
| dc.contributor.author | Grasser, T. | |
| dc.contributor.author | Groeseneken, Guido | |
| dc.contributor.imecauthor | Kaczer, Ben | |
| dc.contributor.imecauthor | Groeseneken, Guido | |
| dc.contributor.orcidimec | Kaczer, Ben::0000-0002-1484-4007 | |
| dc.date.accessioned | 2021-10-22T00:51:41Z | |
| dc.date.available | 2021-10-22T00:51:41Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2014 | |
| dc.identifier.issn | 1063-8210 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/23602 | |
| dc.identifier.url | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6466436&tag=1 | |
| dc.source.beginpage | 280 | |
| dc.source.endpage | 285 | |
| dc.source.issue | 2 | |
| dc.source.journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | |
| dc.source.volume | 22 | |
| dc.title | Use of SSTA tools for evaluating BTI impact on combinational circuits | |
| dc.type | Journal article | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |