Publication:

A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CTDS in 90 nm digital CMOS with fexible analog core circuitry

Date

 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0002-3980-0203
cris.virtual.orcid0000-0002-4975-6672
cris.virtualsource.department32d8e58a-5716-42c1-8c08-46738850ae45
cris.virtualsource.department135ecef5-5469-4174-84c8-f0ee675911c3
cris.virtualsource.orcid32d8e58a-5716-42c1-8c08-46738850ae45
cris.virtualsource.orcid135ecef5-5469-4174-84c8-f0ee675911c3
dc.contributor.authorCrombez, Pieter
dc.contributor.authorVan der Plas, Geert
dc.contributor.authorSteyaert, Michiel
dc.contributor.authorCraninckx, Jan
dc.contributor.imecauthorVan der Plas, Geert
dc.contributor.imecauthorCraninckx, Jan
dc.contributor.orcidimecVan der Plas, Geert::0000-0002-4975-6672
dc.contributor.orcidimecCraninckx, Jan::0000-0002-3980-0203
dc.date.accessioned2021-10-17T21:42:03Z
dc.date.available2021-10-17T21:42:03Z
dc.date.embargo9999-12-31
dc.date.issued2009
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/15142
dc.source.beginpage70
dc.source.conferenceSymposium on VLSI Circuits
dc.source.conferencedate16/06/2009
dc.source.conferencelocationKyoto Japan
dc.source.endpage71
dc.title

A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CTDS in 90 nm digital CMOS with fexible analog core circuitry

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
18149.pdf
Size:
1.27 MB
Format:
Adobe Portable Document Format
Publication available in collections: