Publication:
Optimizing p-type ultra-shallow junctions for the 65 nm CMOS technology node
Date
| dc.contributor.author | Pawlak, Bartek | |
| dc.contributor.author | Lindsay, Richard | |
| dc.contributor.author | Surdeanu, Radu | |
| dc.contributor.author | Stolk, Peter | |
| dc.contributor.author | Maex, Karen | |
| dc.contributor.imecauthor | Pawlak, Bartek | |
| dc.contributor.imecauthor | Maex, Karen | |
| dc.date.accessioned | 2021-10-14T22:44:18Z | |
| dc.date.available | 2021-10-14T22:44:18Z | |
| dc.date.issued | 2002 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/6704 | |
| dc.source.beginpage | 21 | |
| dc.source.conference | Proceedings of the 14th International Conference on Ion Implantation Technology | |
| dc.source.conferencedate | 22/09/2002 | |
| dc.source.conferencelocation | Taos, NM USA | |
| dc.source.endpage | 14 | |
| dc.title | Optimizing p-type ultra-shallow junctions for the 65 nm CMOS technology node | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | ||
| Publication available in collections: |