Publication:

Bias stress in pentacene transistors measured by four probe transistor structures

Date

 
dc.contributor.authorGenoe, Jan
dc.contributor.authorSteudel, Soeren
dc.contributor.authorDe Vusser, Stijn
dc.contributor.authorVerlaak, Stijn
dc.contributor.authorJanssen, Dimitri
dc.contributor.authorHeremans, Paul
dc.contributor.imecauthorGenoe, Jan
dc.contributor.imecauthorHeremans, Paul
dc.contributor.orcidimecGenoe, Jan::0000-0002-4019-5979
dc.contributor.orcidimecHeremans, Paul::0000-0003-2151-1718
dc.date.accessioned2021-10-15T13:32:45Z
dc.date.available2021-10-15T13:32:45Z
dc.date.issued2004
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/8948
dc.source.beginpage413
dc.source.conferenceProceedings of the 34th European Solid-State Device Research Conference - ESSDERC
dc.source.conferencedate21/09/2004
dc.source.conferencelocationLeuven Belgium
dc.source.endpage416
dc.title

Bias stress in pentacene transistors measured by four probe transistor structures

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections: