Publication:

Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications

Date

 
dc.contributor.authorDe Roose, Florian
dc.contributor.authorCeliker, Hikmet
dc.contributor.authorGenoe, Jan
dc.contributor.authorDehaene, Wim
dc.contributor.authorMyny, Kris
dc.contributor.imecauthorDe Roose, Florian
dc.contributor.imecauthorCeliker, Hikmet
dc.contributor.imecauthorGenoe, Jan
dc.contributor.imecauthorDehaene, Wim
dc.contributor.imecauthorMyny, Kris
dc.contributor.orcidimecDe Roose, Florian::0000-0003-4490-5007
dc.contributor.orcidimecGenoe, Jan::0000-0002-4019-5979
dc.contributor.orcidimecMyny, Kris::0000-0002-5230-495X
dc.date.accessioned2021-10-27T08:31:45Z
dc.date.available2021-10-27T08:31:45Z
dc.date.embargo9999-12-31
dc.date.issued2019
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/32829
dc.identifier.urlhttps://ieeexplore.ieee.org/document/8715075
dc.source.beginpage25
dc.source.conferenceDesign, Automation and Test in Europe Conference - DATE
dc.source.conferencedate25/03/2019
dc.source.conferencelocationFlorence Italy
dc.source.endpage29
dc.title

Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
43119.pdf
Size:
694 KB
Format:
Adobe Portable Document Format
Publication available in collections: