Publication:

Wafer backside thinning process integrated with post-thinning clean and TSV exposure recess etch

Date

2012
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorZhao, Ming
dc.contributor.authorHayakawa, Susumu
dc.contributor.authorNishida, Yoshiteru
dc.contributor.authorJourdain, Anne
dc.contributor.authorTabuchi, Tomotaka
dc.contributor.authorLeunissen, Peter
dc.contributor.imecauthorZhao, Ming
dc.contributor.imecauthorJourdain, Anne
dc.contributor.orcidimecZhao, Ming::0000-0002-0856-851X
dc.date.accessioned2021-10-20T19:41:22Z
dc.date.available2021-10-20T19:41:22Z
dc.date.embargo9999-12-31
dc.date.issued2012
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/21930
dc.source.beginpage865
dc.source.conferenceChina Semiconductor Technology International Conference - CSTIC
dc.source.conferencedate18/03/2012
dc.source.conferencelocationShanghai China
dc.source.endpage870
dc.title

Wafer backside thinning process integrated with post-thinning clean and TSV exposure recess etch

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
23494.pdf
Size:
542.8 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions