Publication:

Performance and perspectives of 0-level MEMS chip packages with vertical interconnects

Date

2014
Journal article
Simple item page Full metadata Statistics
 
dc.contributor.authorCherman, Vladimir
dc.contributor.authorPham, Nga
dc.contributor.authorSlabbekoorn, John
dc.contributor.authorFaes, Alessandro
dc.contributor.authorMargesin, Benno
dc.contributor.authorTilmans, Harrie
dc.contributor.imecauthorCherman, Vladimir
dc.contributor.imecauthorPham, Nga
dc.contributor.imecauthorSlabbekoorn, John
dc.contributor.imecauthorTilmans, Harrie
dc.contributor.orcidimecTilmans, Harrie::0000-0003-4240-4962
dc.date.accessioned2021-10-22T00:56:34Z
dc.date.available2021-10-22T00:56:34Z
dc.date.issued2014
dc.identifier.issn1551-4897
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/23640
dc.identifier.urlhttp://www.imaps.org/imapsstore/detail.aspx?ID=4013
dc.source.beginpage87
dc.source.endpage13
dc.source.issue3
dc.source.journalJournal of Microelectronics and Electronic Packaging
dc.source.volume11
dc.title

Performance and perspectives of 0-level MEMS chip packages with vertical interconnects

dc.typeJournal article
dspace.entity.typePublication
Files
Publication available in collections:
Articles