Publication:

InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

Date

 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0002-8555-3581
cris.virtual.orcid0000-0002-8055-2993
cris.virtual.orcid0000-0002-3599-8515
cris.virtual.orcid#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0001-6161-3052
cris.virtual.orcid0000-0001-6436-9593
cris.virtualsource.departmentc49fd1e2-a117-4839-80dc-0e884525b195
cris.virtualsource.department0cb024a1-6410-45e1-9581-cdf8cce0f836
cris.virtualsource.department549c89dd-95c0-4f89-b58d-2a0404d55cab
cris.virtualsource.department7a992f6f-feea-493d-b4d8-c297450cff52
cris.virtualsource.department7bd15e81-6ebe-4078-9e9d-e4e7f4f72e8d
cris.virtualsource.department4cb2afed-03b7-48c8-9b18-fb0c746d3761
cris.virtualsource.department27aacf70-ebb6-4934-9ebb-7db8dfb632c6
cris.virtualsource.orcidc49fd1e2-a117-4839-80dc-0e884525b195
cris.virtualsource.orcid0cb024a1-6410-45e1-9581-cdf8cce0f836
cris.virtualsource.orcid549c89dd-95c0-4f89-b58d-2a0404d55cab
cris.virtualsource.orcid7a992f6f-feea-493d-b4d8-c297450cff52
cris.virtualsource.orcid7bd15e81-6ebe-4078-9e9d-e4e7f4f72e8d
cris.virtualsource.orcid4cb2afed-03b7-48c8-9b18-fb0c746d3761
cris.virtualsource.orcid27aacf70-ebb6-4934-9ebb-7db8dfb632c6
dc.contributor.authorHemaram, Surendra
dc.contributor.authorMayahinia, Mahta
dc.contributor.authorTahoori, Mehdi
dc.contributor.authorCatthoor, Francky
dc.contributor.authorRao, Siddharth
dc.contributor.authorCouet, Sebastien
dc.contributor.authorMarinelli, Tommaso
dc.contributor.authorFarokhnejad, Anita
dc.contributor.authorKar, Gouri Sankar
dc.contributor.imecauthorTahoori, Mehdi B.
dc.contributor.imecauthorCatthoor, Francky
dc.contributor.imecauthorRao, Siddharth
dc.contributor.imecauthorCouet, Sebastien
dc.contributor.imecauthorMarinelli, Tommaso
dc.contributor.imecauthorFarokhnejad, Anita
dc.contributor.imecauthorKar, Gouri Sankar
dc.contributor.orcidimecCatthoor, Francky::0000-0002-3599-8515
dc.contributor.orcidimecRao, Siddharth::0000-0001-6161-3052
dc.contributor.orcidimecCouet, Sebastien::0000-0001-6436-9593
dc.contributor.orcidimecMarinelli, Tommaso::0000-0002-8555-3581
dc.contributor.orcidimecFarokhnejad, Anita::0000-0002-8055-2993
dc.date.accessioned2025-08-03T03:58:23Z
dc.date.available2025-08-03T03:58:23Z
dc.date.issued2025
dc.identifier.eisbn978-3-9826741-0-0
dc.identifier.issn1530-1591
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/46016
dc.publisherIEEE
dc.source.beginpage1
dc.source.conference2025 Design, Automation & Test in Europe Conference-DATE
dc.source.conferencedate2025-03-31
dc.source.conferencelocationLyon
dc.source.endpage2
dc.source.journal2025 Design, Automation & Test in Europe Conference (DATE)
dc.source.numberofpages2
dc.title

InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections: