Publication:

A 57-66 GHz PLL in 45 nm digital CMOS

Date

2009
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorScheir, Karen
dc.contributor.authorVandersteen, Gerd
dc.contributor.authorRolain, Yves
dc.contributor.authorWambacq, Piet
dc.contributor.imecauthorVandersteen, Gerd
dc.contributor.imecauthorWambacq, Piet
dc.contributor.orcidimecWambacq, Piet::0000-0003-4388-7257
dc.date.accessioned2021-10-18T02:40:40Z
dc.date.available2021-10-18T02:40:40Z
dc.date.embargo9999-12-31
dc.date.issued2009
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/16168
dc.source.beginpage494
dc.source.conferenceIEEE International Solid-State Circuits Conference - ISSCC
dc.source.conferencedate8/02/2009
dc.source.conferencelocationSan Fransisco, CA USA
dc.source.endpage495
dc.title

A 57-66 GHz PLL in 45 nm digital CMOS

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
17409.pdf
Size:
1.71 MB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions