Publication:

Experimental determination of the maximum post-process annealing temperature for standard CMOS wafers

Date

 
dc.contributor.authorSedky, Sherif
dc.contributor.authorWitvrouw, Ann
dc.contributor.authorBender, Hugo
dc.contributor.authorBaert, Kris
dc.contributor.imecauthorBender, Hugo
dc.date.accessioned2021-10-14T17:47:25Z
dc.date.available2021-10-14T17:47:25Z
dc.date.issued2001
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/5642
dc.source.beginpage377
dc.source.endpage385
dc.source.issue2
dc.source.journalIEEE Trans. Electron Devices
dc.source.volume48
dc.title

Experimental determination of the maximum post-process annealing temperature for standard CMOS wafers

dc.typeJournal article
dspace.entity.typePublication
Files
Publication available in collections: