Publication:

Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation

 
dc.contributor.authorRenukaswamy, Pratap
dc.contributor.authorMarkulic, Nereo
dc.contributor.authorWambacq, Piet
dc.contributor.authorCraninckx, Jan
dc.contributor.imecauthorRenukaswamy, Pratap
dc.contributor.imecauthorMarkulic, Nereo
dc.contributor.imecauthorWambacq, Piet
dc.contributor.imecauthorCraninckx, Jan
dc.contributor.orcidimecMarkulic, Nereo::0000-0001-6691-4647
dc.contributor.orcidimecWambacq, Piet::0000-0003-4388-7257
dc.contributor.orcidimecCraninckx, Jan::0000-0002-3980-0203
dc.contributor.orcidimecRenukaswamy, Pratap::0000-0003-4148-7188
dc.date.accessioned2022-03-17T12:59:20Z
dc.date.available2022-03-17T12:59:20Z
dc.date.issued2021
dc.identifier.doi10.1109/ISCAS51556.2021.9401690
dc.identifier.eisbn978-1-7281-9201-7
dc.identifier.issn0271-4302
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/39487
dc.publisherIEEE
dc.source.conferenceIEEE International Symposium on Circuits and Systems (IEEE ISCAS)
dc.source.conferencedateMAY 22-28, 2021
dc.source.conferencelocationDaegu
dc.source.journalna
dc.source.numberofpages5
dc.subject.keywordsSUBSAMPLING PLL
dc.title

Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections: