Publication:
L0 cluster synthesis and operation shuffling
Date
| dc.contributor.author | Jayapala, Murali | |
| dc.contributor.author | Vander Aa, Tom | |
| dc.contributor.author | Barat, F. | |
| dc.contributor.author | Catthoor, Francky | |
| dc.contributor.author | Corporaal, Henk | |
| dc.contributor.author | Deconinck, G. | |
| dc.contributor.imecauthor | Jayapala, Murali | |
| dc.contributor.imecauthor | Vander Aa, Tom | |
| dc.contributor.imecauthor | Catthoor, Francky | |
| dc.contributor.orcidimec | Jayapala, Murali::0000-0001-7917-0149 | |
| dc.contributor.orcidimec | Vander Aa, Tom::0000-0002-1504-5266 | |
| dc.contributor.orcidimec | Catthoor, Francky::0000-0002-3599-8515 | |
| dc.date.accessioned | 2021-10-15T14:02:46Z | |
| dc.date.available | 2021-10-15T14:02:46Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2004-09 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/9092 | |
| dc.source.beginpage | 311 | |
| dc.source.conference | Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation - PATMOS | |
| dc.source.conferencedate | 15/09/2004 | |
| dc.source.conferencelocation | Santorini Greece | |
| dc.source.endpage | 321 | |
| dc.title | L0 cluster synthesis and operation shuffling | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |