Publication:

Sytematic architecture exploration method for low power and high performance reconfigurable processors

Date

 
dc.contributor.authorTaniguchi, Ittetsu
dc.contributor.thesisadvisorImai, Masaharu
dc.contributor.thesisadvisorCatthoor, Francky
dc.date.accessioned2021-10-18T03:29:49Z
dc.date.available2021-10-18T03:29:49Z
dc.date.embargo9999-12-31
dc.date.issued2009-01
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/16289
dc.title

Sytematic architecture exploration method for low power and high performance reconfigurable processors

dc.typePHD thesis
dspace.entity.typePublication
Files

Original bundle

Name:
17995.pdf
Size:
977.42 KB
Format:
Adobe Portable Document Format
Publication available in collections: