Publication:

Analog-to-Digital Converter Design Exploration for Compute-in-Memory Accelerators

 
dc.contributor.authorJiang, Hongwu
dc.contributor.authorLi, Wantong
dc.contributor.authorHuang, Shanshi
dc.contributor.authorCosemans, Stefan
dc.contributor.authorCatthoor, Francky
dc.contributor.authorYu, Shimeng
dc.contributor.imecauthorCosemans, Stefan
dc.contributor.imecauthorCatthoor, Francky
dc.contributor.orcidimecCatthoor, Francky::0000-0002-3599-8515
dc.date.accessioned2022-04-26T08:48:49Z
dc.date.available2022-04-02T02:12:05Z
dc.date.available2022-04-19T12:07:17Z
dc.date.available2022-04-26T08:48:49Z
dc.date.embargo2022-04-01
dc.date.issued2022
dc.description.wosFundingTextThis work was supported in part by NSF-CCF under Grant 1903951 and in part by ASCENT one of the Semiconductor Research Corporation (SRC)/Defense Advanced Research Projects Agency (DARPA) JUMP centers.
dc.identifier.doi10.1109/MDAT.2021.3050715
dc.identifier.issn2168-2356
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/39565
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
dc.source.beginpage48
dc.source.endpage55
dc.source.issue2
dc.source.journalIEEE DESIGN & TEST
dc.source.numberofpages8
dc.source.volume39
dc.subject.keywordsCompute-in-Memory, Analog-to-Digital Converter, Design Exploration, Accelerators
dc.title

Analog-to-Digital Converter Design Exploration for Compute-in-Memory Accelerators

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
des_test20hongwu_rev.pdf
Size:
978.76 KB
Format:
Unknown data format
Description:
Accepted version
Publication available in collections: