Publication:

Consideration of UFET architecture for the 5nm node and beyond logic transistor

Date

2018
Journal article
Simple item page Full metadata Statistics
 
dc.contributor.authorKumar Das, Uttam
dc.contributor.authorEneman, Geert
dc.contributor.authorVelampati, Ravi
dc.contributor.authorChauhan, Y.
dc.contributor.authorJinesh, K.
dc.contributor.authorBhattacharya, T.
dc.contributor.imecauthorEneman, Geert
dc.contributor.orcidimecEneman, Geert::0000-0002-5849-3384
dc.date.accessioned2021-10-25T21:19:16Z
dc.date.available2021-10-25T21:19:16Z
dc.date.embargo9999-12-31
dc.date.issued2018
dc.identifier.issn2168-6734
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/31092
dc.identifier.urlhttps://ieeexplore.ieee.org/document/8466575
dc.source.beginpage1129
dc.source.endpage1135
dc.source.journalIEEE Journal of the Electron Devices Society
dc.source.volume6
dc.title

Consideration of UFET architecture for the 5nm node and beyond logic transistor

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
39149.pdf
Size:
2.6 MB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Articles