Publication:

Modeling and synthesis of timed asynchronous circuits

Date

1994
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorVanbekbergen, Peter
dc.contributor.authorGoossens, Gert
dc.contributor.authorLin, Bill
dc.contributor.imecauthorVanbekbergen, Peter
dc.date.accessioned2021-09-29T12:50:26Z
dc.date.available2021-09-29T12:50:26Z
dc.date.embargo9999-12-31
dc.date.issued1994
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/408
dc.source.beginpage460
dc.source.conferenceProceedings European Design Automation Conference (EURODAC) with EURO-VHDL '94
dc.source.conferencedate19/09/1994
dc.source.conferencelocationGrenoble France
dc.source.endpage465
dc.title

Modeling and synthesis of timed asynchronous circuits

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
403.pdf
Size:
497.25 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions