Publication:

Microlens integration on photonic integrated circuits: a platform for achieving relaxed packaging tolerances and hybrid integration of external functionality

Date

 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0002-6081-6867
cris.virtual.orcid0000-0001-8763-4003
cris.virtual.orcid0000-0002-6642-9454
cris.virtual.orcid0000-0002-0784-1131
cris.virtual.orcid0000-0001-9564-7453
cris.virtual.orcid0000-0001-8574-1235
cris.virtual.orcid0000-0002-3470-620X
cris.virtualsource.department96ad2c65-ac11-41e0-82fa-ba00518a3a8c
cris.virtualsource.department9675e1c6-aadf-4fe2-b87a-4e91d067cd21
cris.virtualsource.departmenta2df78ce-9385-40e0-9eac-2828fcb883e0
cris.virtualsource.department2f95be11-c104-4b76-b5d0-ef05447e9e40
cris.virtualsource.department460ec395-d554-48ce-a5dc-c086811eb910
cris.virtualsource.department846d8fc0-f203-4ef5-be37-a5353cf001c3
cris.virtualsource.department9b42d0bc-60bf-45a2-a3b2-a257fa194a38
cris.virtualsource.orcid96ad2c65-ac11-41e0-82fa-ba00518a3a8c
cris.virtualsource.orcid9675e1c6-aadf-4fe2-b87a-4e91d067cd21
cris.virtualsource.orcida2df78ce-9385-40e0-9eac-2828fcb883e0
cris.virtualsource.orcid2f95be11-c104-4b76-b5d0-ef05447e9e40
cris.virtualsource.orcid460ec395-d554-48ce-a5dc-c086811eb910
cris.virtualsource.orcid846d8fc0-f203-4ef5-be37-a5353cf001c3
cris.virtualsource.orcid9b42d0bc-60bf-45a2-a3b2-a257fa194a38
dc.contributor.authorMissinne, Jeroen
dc.contributor.authorVerplancke, Rik
dc.contributor.authorChang, Yao-Tung
dc.contributor.authorVan Asch, Jef
dc.contributor.authorKannojia, Harindra Kumar
dc.contributor.authorGeudens, Viktor
dc.contributor.authorKyriazis, Thanos
dc.contributor.authorVan Steenberge, Geert
dc.date.accessioned2026-01-19T11:12:31Z
dc.date.available2026-01-19T11:12:31Z
dc.date.issued2024
dc.description.abstractIn this paper, we discuss 3 examples in which microlenses can be a useful tool to address challenges in coupling between a fiber array and photonic integrated circuit (PIC). The (arrays of) microlenses used in this work were realized by the photoresist reflow method and can either be monolithically integrated on the back side of a PIC or separately fabricated microlens blocks can be mounted on the device side of a PIC. The first example involves the implementation of silicon microlenses etched at the back side of a sensing PIC (operating in C-band) aiming at relaxed alignment tolerances and keeping the device side free of interfacing fibers. The second example involves the implementation of a 4-mm long working distance expanded beam (30 μm mode field diameter, C-band) interface for telecom/datacom applications which also greatly relaxes lateral and longitudinal alignment tolerances between grating couplers on PIC and a fiber array. The final example involves the integration of an isolator in this long working distance expanded beam interface. The isolator stack consisted of a polarizer (0.55 mm thick), a non-reciprocal Faraday Rotator (485 μm thick film latching Faraday Rotator) and half-wave plate (HWP, 91 μm quartz) glued on top of each other. We obtained broadband operation exhibiting a very low (between 1 and 1.5 dB) insertion loss and good extinction ratio (between 17 and 20 dB) in C-band (around 1550 nm).
dc.identifier10.1117/12.2692645
dc.identifier.doi10.1117/12.2692645
dc.identifier.isbn978-1-5106-7043-3
dc.identifier.issn0277-786X
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/58661
dc.language.isoen
dc.provenance.editstepusergreet.vanhoof@imec.be
dc.publisherSPIE
dc.relation.ispartofSILICON PHOTONICS XIX
dc.relation.ispartofseriesSILICON PHOTONICS XIX
dc.source.beginpage128910E
dc.source.conferenceSilicon Photonics XIX
dc.source.conferencedate2024-01-27
dc.source.conferencelocationSan Francisco, CA
dc.source.journalProceedings of SPIE
dc.subjectFABRICATION
dc.subjectCHIP
dc.subjectalignment tolerant
dc.subjectcoupling
dc.subjectexpanded beam
dc.subjectfiber array
dc.subjectgrating coupler
dc.subjectlong working distance
dc.subjectmicrolens array
dc.subjectoptical isolator
dc.subjectphotonic integrated circuit
dc.subjectsilicon photonics
dc.subjectScience & Technology
dc.subjectTechnology
dc.subjectPhysical Sciences
dc.title

Microlens integration on photonic integrated circuits: a platform for achieving relaxed packaging tolerances and hybrid integration of external functionality

dc.typeProceedings paper
dspace.entity.typePublication
oaire.citation.editionWOS.ISTP
oaire.citation.volume12891
person.identifier.orcid0000-0002-0784-1131
person.identifier.ridOOK-6330-2025
person.identifier.ridAGM-6111-2022
person.identifier.ridAAA-7046-2021
person.identifier.ridABA-6339-2020
person.identifier.ridODJ-7499-2025
Files
Publication available in collections: