Publication:

Optimised n-channel Si/Ge HFETs design for VTH shift immunity

Date

 
dc.contributor.authorJeamsaksiri, Wutthinan
dc.contributor.authorVelazquez, Jesus Enrique
dc.contributor.authorFobelets, Kristel
dc.date.accessioned2021-10-14T21:54:41Z
dc.date.available2021-10-14T21:54:41Z
dc.date.embargo9999-12-31
dc.date.issued2002-12
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/6435
dc.source.beginpage2241
dc.source.endpage2245
dc.source.issue12
dc.source.journalSolid-State Electronics
dc.source.volume46
dc.title

Optimised n-channel Si/Ge HFETs design for VTH shift immunity

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
8084.pdf
Size:
110.05 KB
Format:
Adobe Portable Document Format
Publication available in collections: