Design and synthesis of Pareto buffers offering large range runtime energy/delay trade-offs via combined buffer size and supply voltage tuning

Publication:

2009

Journal article

Author(s)

;

;

;

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

1872 since deposited on 2021-10-18

Acq. date: 2026-01-08