Publication:

Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling

Date

2003-09
Journal article
Simple item page Full metadata Statistics
 
dc.contributor.authorMei, Bingfeng
dc.contributor.authorVernalde, Serge
dc.contributor.authorVerkest, Diederik
dc.contributor.authorDe Man, Hugo
dc.contributor.authorLauwereins, Rudy
dc.contributor.imecauthorVernalde, Serge
dc.contributor.imecauthorVerkest, Diederik
dc.contributor.imecauthorDe Man, Hugo
dc.contributor.imecauthorLauwereins, Rudy
dc.contributor.orcidimecVerkest, Diederik::0000-0001-6567-2746
dc.contributor.orcidimecLauwereins, Rudy::0000-0002-3861-0168
dc.date.accessioned2021-10-15T05:41:24Z
dc.date.available2021-10-15T05:41:24Z
dc.date.issued2003-09
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/7887
dc.source.beginpage255
dc.source.endpage261
dc.source.issue5
dc.source.journalIEE Proceedings: Computer & Digital Techniques
dc.source.volume150
dc.title

Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling

dc.typeJournal article
dspace.entity.typePublication
Files
Publication available in collections:
Articles