Publication:

Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages

Date

 
dc.contributor.authorLu, Zhichao
dc.contributor.authorCollaert, Nadine
dc.contributor.authorAoulaiche, Marc
dc.contributor.authorDe Wachter, Bart
dc.contributor.authorDe Keersgieter, An
dc.contributor.authorFossum, Jerry
dc.contributor.authorAltimime, Laith
dc.contributor.authorJurczak, Gosia
dc.contributor.imecauthorCollaert, Nadine
dc.contributor.imecauthorDe Wachter, Bart
dc.contributor.imecauthorDe Keersgieter, An
dc.contributor.imecauthorJurczak, Gosia
dc.contributor.orcidimecCollaert, Nadine::0000-0002-8062-3165
dc.contributor.orcidimecDe Keersgieter, An::0000-0002-5527-8582
dc.date.accessioned2021-10-18T18:33:04Z
dc.date.available2021-10-18T18:33:04Z
dc.date.embargo9999-12-31
dc.date.issued2010
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/17536
dc.source.beginpage407
dc.source.conferenceIEEE International Electron Devices Meeting - IEDM
dc.source.conferencedate6/12/2010
dc.source.conferencelocationSan Francisco, CA USA
dc.source.endpage410
dc.title

Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
21496.pdf
Size:
670.33 KB
Format:
Adobe Portable Document Format
Publication available in collections: