Publication:
NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware
| dc.contributor.author | Balaji, Adarsha | |
| dc.contributor.author | Huynh, Phu Khanh | |
| dc.contributor.author | Catthoor, Francky | |
| dc.contributor.author | Dutt, Nikil D. | |
| dc.contributor.author | Krichmar, Jeffrey L. | |
| dc.contributor.author | Das, Anup | |
| dc.contributor.imecauthor | Catthoor, Francky | |
| dc.contributor.orcidimec | Catthoor, Francky::0000-0002-3599-8515 | |
| dc.date.accessioned | 2023-08-09T13:23:42Z | |
| dc.date.available | 2023-07-04T20:27:21Z | |
| dc.date.available | 2023-07-05T13:03:56Z | |
| dc.date.available | 2023-08-09T13:23:42Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2023 | |
| dc.description.wosFundingText | This work was supported in part by the U.S. Department of Energy under Grant DE-SC0022014, in part by the National Science Foundation Award under Grant CCF-1937419 (RTML: Small: Design of System Software to Facilitate Real-Time Neuromorphic Computing) and in part by the National Science Foundation Faculty Early Career Development Award under Grant CCF-1942697 (CAREER: Facilitating Dependable Neuromorphic Computing: Vision, Architecture, and Impact on Programmability). | |
| dc.identifier.doi | 10.1109/TETC.2023.3238708 | |
| dc.identifier.issn | 2168-6750 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/42123 | |
| dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | |
| dc.source.beginpage | 373 | |
| dc.source.endpage | 387 | |
| dc.source.issue | 2 | |
| dc.source.journal | IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING | |
| dc.source.numberofpages | 15 | |
| dc.source.volume | 11 | |
| dc.subject.keywords | NETWORK-ON-CHIP | |
| dc.subject.keywords | SEGMENTED BUS | |
| dc.subject.keywords | DESIGN | |
| dc.subject.keywords | COMMUNICATION | |
| dc.subject.keywords | EXPLORATION | |
| dc.subject.keywords | NEURONS | |
| dc.subject.keywords | ENERGY | |
| dc.subject.keywords | NOC | |
| dc.title | NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware | |
| dc.type | Journal article | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |